

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1 1. (Currently amended) A method for speeding up an iterative process that
2 simulates and corrects a layout of a target cell within an integrated circuit so that a
3 simulated layout of a solution for the target cell matches a desired layout for the
4 target cell, the method comprising:
5 determining if the target cell is similar to a preceding cell for which there
6 exists a previously calculated solution;
7 if the target cell is similar to the preceding cell:
8 using the previously calculated solution for the preceding
9 cell as an initial input to the iterative process for the target cell;
10 otherwise
11 using the layout of the target cell as the initial input to the
12 iterative process for the target cell; and
13 performing the iterative process on the target cell to produce the solution
14 for the target cell, wherein the solution for the target cell is such that the
15 difference between this solution and a desired layout for the target cell is less than
16 a pre-specified tolerance.

1 2. (Original) The method of claim 1, wherein the target cell is similar to
2 the preceding cell if the layout of the target cell matches the layout of the
3 preceding cell, but the environment surrounding the target cell differs from the
4 environment surrounding the preceding cell.

1 3. (Original) The method of claim 2, wherein if the previously calculated
2 solution for the preceding cell is used as the initial input to the iterative process,
3 the iterative process only operates on features within a border region within the
4 target cell that can be affected by the environment surrounding the target cell, and
5 ignores features within the target cell that are not located within the border region.

1 4. (Original) The method of claim 1, wherein the target cell is similar to
2 the preceding cell if the layout of the target cell matches the layout of the
3 preceding cell, and the environment surrounding the target cell matches the
4 environment surrounding the preceding cell.

1 5. (Original) The method of claim 1, wherein the simulated layout
2 corresponds to a manufactured result for the layout.

1 6. (Original) The method of claim 1, wherein the target cell is similar to
2 the preceding cell if the layout of the target cell differs from the layout of the
3 preceding cell by less than a pre-specified amount.

1 7. (Original) The method of claim 1, wherein if the previously calculated
2 solution for the preceding cell is used as the initial input for the iterative process,
3 and if the iterative process produces a simulation result that differs significantly
4 from the desired layout, the method further comprises restarting the iterative
5 process using the desired layout instead of the previously calculated solution as
6 the initial input to the iterative process.

1 8. (Original) The method of claim 1, wherein the iterative process involves
2 repeatedly:

3 simulating a current solution for the target cell to produce a current
4 simulated layout;
5 if the current simulated layout differs from the desired layout by less than a
6 pre-specified amount, accepting the current solution as a final solution for the
7 target cell; and
8 otherwise, correcting the current solution to compensate for differences
9 between the current simulated layout and the desired layout.

1 9. (Original) The method of claim 1, wherein prior to considering the
2 target cell, the method further comprises:
3 receiving a specification for the layout of the integrated circuit; and
4 dividing the layout into a plurality of cells, whereby each cell can be
5 independently subjected to the iterative process.

1 10. (Original) The method of claim 1, wherein the iterative process
2 performs model-based optical proximity correction (OPC).

1 11. (Currently amended) A computer-readable storage medium storing
2 instructions that when executed by a computer cause the computer to perform a
3 method for speeding up an iterative process that simulates and corrects a layout of
4 a target cell within an integrated circuit so that a simulated layout of a solution for
5 the target cell matches a desired layout for the target cell, the method comprising:
6 determining if the target cell is similar to a preceding cell for which there
7 exists a previously calculated solution;
8 if the target cell is similar to the preceding cell:
9 using the previously calculated solution for the preceding
10 cell as an initial input to the iterative process for the target cell;
11 otherwise

12 using the layout of the target cell as the initial input to the
13 iterative process for the target cell; and
14 performing the iterative process on the target cell to produce the solution
15 for the target cell, wherein the solution for the target cell is such that the
16 difference between this solution and a desired layout for the target cell is less than
17 a pre-specified tolerance.

1 12. (Original) The computer-readable storage medium of claim 11,
2 wherein the target cell is similar to the preceding cell if the layout of the target cell
3 matches the layout of the preceding cell, but the environment surrounding the
4 target cell differs from the environment surrounding the preceding cell.

1 13. (Original) The computer-readable storage medium of claim 12,
2 wherein if the previously calculated solution for the preceding cell is used as the
3 initial input to the iterative process, the iterative process only operates on features
4 within a border region within the target cell that can be affected by the
5 environment surrounding the target cell, and ignores features within the target cell
6 that are not located within the border region.

1 14. (Original) The computer-readable storage medium of claim 11,
2 wherein the target cell is similar to the preceding cell if the layout of the target cell
3 matches the layout of the preceding cell, and the environment surrounding the
4 target cell matches the environment surrounding the preceding cell.

1 15. (Original) The computer-readable storage medium of claim 11,
2 wherein the simulated layout corresponds to a manufactured result for the layout.

1 16. (Original) The computer-readable storage medium of claim 11,
2 wherein the target cell is similar to the preceding cell if the layout of the target cell
3 differs from the layout of the preceding cell by less than a pre-specified amount.

1 17. (Original) The computer-readable storage medium of claim 11,
2 wherein if the previously calculated solution for the preceding cell is used as the
3 initial input for the iterative process, and if the iterative process produces a
4 simulation result that differs significantly from the desired layout, the method
5 further comprises restarting the iterative process using the desired layout instead
6 of the previously calculated solution as the initial input to the iterative process.

1 18. (Original) The computer-readable storage medium of claim 11,
2 wherein the iterative process involves repeatedly:
3 simulating a current solution for the target cell to produce a current
4 simulated layout;
5 if the current simulated layout differs from the desired layout by less than a
6 pre-specified amount, accepting the current solution as a final solution for the
7 target cell; and
8 otherwise, correcting the current solution to compensate for differences
9 between the current simulated layout and the desired layout.

1 19. (Original) The computer-readable storage medium of claim 11,
2 wherein prior to considering the target cell, the method further comprises:
3 receiving a specification for the layout of the integrated circuit; and
4 dividing the layout into a plurality of cells, whereby each cell can be
5 independently subjected to the iterative process.

1 20. (Original) The computer-readable storage medium of claim 11,
2 wherein the iterative process performs model-based optical proximity correction
3 (OPC).

1 21. (Currently amended) An apparatus for speeding up an iterative process
2 that simulates and corrects a layout of a target cell within an integrated circuit so
3 that a simulated layout of a solution for the target cell matches a desired layout for
4 the target cell, the apparatus comprising:

5 a comparison mechanism that is configured to determine if the target cell
6 is similar to a preceding cell for which there exists a previously calculated
7 solution;

8 an iterative processing mechanism that performs the iterative process on
9 the target cell to produce the solution for the target cell;

10 wherein if the target cell is similar to the preceding cell, the iterative
11 processing mechanism is configured to use the previously calculated solution for
12 the preceding cell as an initial input to the iterative process for the target cell,
13 otherwise the iterative processing mechanism is configured to use the layout of
14 the target cell as the initial input to the iterative process for the target cell, wherein
15 the solution for the target cell is such that the difference between this solution and
16 a desired layout for the target cell is less than a pre-specified tolerance.

1 22. (Original) The apparatus of claim 21, wherein the target cell is similar
2 to the preceding cell if the layout of the target cell matches the layout of the
3 preceding cell but the environment surrounding the target cell differs from the
4 environment surrounding the preceding cell.

1 23. (Original) The apparatus of claim 22, wherein if the previously
2 calculated solution for the preceding cell is used as the initial input to the iterative

3 process, the iterative processing mechanism only operates on features within a
4 border region within the target cell that can be affected by the environment
5 surrounding the target cell, and ignores features within the target cell that are not
6 located within the border region.

1 24. (Original) The apparatus of claim 21, wherein the target cell is similar
2 to the preceding cell if the layout of the target cell matches the layout of the
3 preceding cell, and the environment surrounding the target cell matches the
4 environment surrounding the preceding cell.

1 25. (Original) The apparatus of claim 21, wherein the simulated layout
2 corresponds to a manufactured result for the layout.

1 26. (Original) The apparatus of claim 21, wherein the target cell is similar
2 to the preceding cell if the layout of the target cell differs from the layout of the
3 preceding cell by less than a pre-specified amount.

1 27. (Original) The apparatus of claim 21, wherein if the previously
2 calculated solution for the preceding cell is used as the initial input for the
3 iterative process, and if the iterative processing mechanism produces a simulation
4 result that differs significantly from the desired layout, the iterative processing
5 mechanism is configured to restart the iterative process using the desired layout
6 instead of the previously calculated solution as the initial input to the iterative
7 process.

1 28. (Original) The apparatus of claim 21, wherein the iterative processing
2 mechanism is configured to repeatedly:

3 simulate a current solution for the target cell to produce a current
4 simulated layout;
5 if the current simulated layout differs from the desired layout by less than a
6 pre-specified amount, to accept the current solution as a final solution for the
7 target cell; and
8 otherwise, to correct the current solution to compensate for differences
9 between the current simulated layout and the desired layout.

1 29. (Original) The apparatus of claim 21, further comprising a partitioning
2 mechanism that is configured to:
3 receive a specification for the layout of the integrated circuit; and to
4 divide the layout into a plurality of cells, whereby each cell can be
5 independently subjected to the iterative process.

1 30. (Original) The apparatus of claim 21, wherein the iterative processing
2 mechanism performs model-based optical proximity correction (OPC).

1 31. (Currently amended) A mask to be used in an optical lithography
2 process for manufacturing an integrated circuit, wherein the mask is created
3 through a method that simulates and corrects a layout of a target cell within an
4 integrated circuit so that a simulated layout of a solution for the target cell
5 matches a desired layout for the target cell, the method comprising:
6 determining if the target cell is similar to a preceding cell for which there
7 exists a previously calculated solution;
8 if the target cell is similar to the preceding cell:
9 using the previously calculated solution for the preceding
10 cell as an initial input to the iterative process for the target cell;
11 otherwise

12 using the layout of the target cell as the initial input to the
13 iterative process for the target cell; and
14 performing the iterative process on the target cell to produce the solution
15 for the target cell, wherein the solution for the target cell is such that the
16 difference between this solution and a desired layout for the target cell is less than
17 a pre-specified tolerance.

1 32. (Currently amended) An integrated circuit created through process that
2 simulates and corrects a layout of a target cell within an integrated circuit so that a
3 simulated layout of a solution for the target cell matches a desired layout for the
4 target cell, the process comprising:

5 determining if the target cell is similar to a preceding cell for which there
6 exists a previously calculated solution;

7 if the target cell is similar to the preceding cell:

8 using the previously calculated solution for the preceding
9 cell as an initial input to the iterative process for the target cell;

10 otherwise

11 using the layout of the target cell as the initial input to the
12 iterative process for the target cell; and

13 performing the iterative process on the target cell to produce the solution

14 for the target cell, wherein the solution for the target cell is such that the
15 difference between this solution and a desired layout for the target cell is less than
16 a pre-specified tolerance.

1 33. (Previously presented) A method for jump-starting model-based

2 optical proximity correction, comprising:

3 receiving a current cell to be subjected to a model-based optical proximity
4 correction process;

5 analyzing the current cell to identify a previously corrected cell that is
6 similar to the current cell; and
7 if a similar previously corrected cell is identified, producing an optical
8 proximity correction for the current cell by using an optical proximity correction
9 for the previously corrected cell as an initial optical proximity correction for the
10 current cell, otherwise using the layout of the current cell as the initial optical
11 proximity correction for the current cell.

1 34. (Original) The method of claim 33, wherein the current cell is similar
2 to the previously corrected cell if the layout of the current cell matches the layout
3 of the previously corrected cell, but the environment surrounding the current cell
4 differs from the environment surrounding the previously corrected cell.

1 35. (Original) The method of claim 33, wherein the current cell is similar
2 to the previously corrected cell if the layout of the current cell differs from the
3 layout of the previously corrected cell by less than a pre-specified amount.